M S HMS, D J. Design & Simulation Of 64-Bit Hybrid Processor Instruction Set Using Verilog. IJET [Internet]. 2018 Dec. 9 [cited 2024 Nov. 25];7(4.36):373-82. Available from: https://sciencepubco.com/index.php/ijet/article/view/23810