Dutta U, K. Soni M, Pattanaik M. Design & Optimization of Gate-All-Around Tunnel FET for Low Power Applications. IJET [Internet]. 2018 Sep. 17 [cited 2024 May 2];7(4):2263-70. Available from: https://sciencepubco.com/index.php/ijet/article/view/12352