Kaleeswari B, Kaja Mohideen S. Design, Implementation and Analysis of 8T SRAM Cell in Memory Array. IJET [Internet]. 2018 Aug. 4 [cited 2024 May 4];7(3.1):101-5. Available from: https://sciencepubco.com/index.php/ijet/article/view/16808